


## 800V N-Channel Power MOSFET

## FEATURES

- Fast switching
- 100% avalanche tested
- Improved dv/dt capability


## APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply (UPS)
- Power Factor Correction (PFC)



## Device Ordering Marking Packing Information

Ordering Number	Package	Marking	Packing
XBP50N80FX	SOT-227	XBP50N80FX	Tube

Absolute Maximum Ratings | T<sub>C</sub> = 25°C, unless otherwise noted

Parameter	Symbol	Value	Unit
Drain-Source Voltage (V <sub>GS</sub> = 0V)	V <sub>DSS</sub>	800	V
Continuous Drain Current	I <sub>D</sub>	50	A
Pulsed Drain Current (note1)	I <sub>DM</sub>	200	A
Gate-Source Voltage	V <sub>GSS</sub>	±30	V
Single Pulse Avalanche Energy (note2)	E <sub>AS</sub>	4500	mJ
Repetitive Avalanche Energy (note1)	E <sub>AR</sub>	60	mJ
Power Dissipation (T <sub>C</sub> = 25°C)	P <sub>D</sub>	690	W
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>SLI</sub>	-55~+150	°C

*Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.*

## Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	R <sub>thJC</sub>	0.18	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>thJA</sub>	40	°C/W

Specifications  $T_J = 25^\circ\text{C}$ , unless otherwise noted

Parameter	Symbol	Test Conditions	Value			Unit	
			Min.	Typ.	Max.		
<b>Static</b>							
Drain-Source Breakdown Voltage	$V_{BRSS}$	$V_{GS} = 0V, I_D = 250\mu\text{A}$	800	--	--	V	
Zero Gate Voltage Drain Current	$I_{DS}$	$V_{DS} = 800V, V_{GS} = 0V, T_J = 25^\circ\text{C}$	--	--	1.0	$\mu\text{A}$	
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 30V$	--	--	$\pm 100$	nA	
Gate-Source Threshold Voltage	$ V_{GS(on)} $	$ V_{DS} = \pm 250\mu\text{A} $	2.5	--	4.5	"v	
Drain-Source On-Resistance (Note3)	$R_{DS(on)}$	$V_{GS} = 10V, I_D = 25\text{A}$	--	120	130	$\text{m}\Omega$	
<b>Dynamic</b>							
Input Capacitance	$C_{iss}$	$V_{GS} = 0V,$ $V_{DS} = 25V,$ $f = 1.0\text{MHz}$	--	14600	--	pF	
Output Capacitance	$C_{oss}$		--	1300	--		
Reverse Transfer Capacitance	$C_{rss}$		--	66	--		
Total Gate Charge	$Q_g$		--	360	--		
Gate-Source Charge	$Q_{gs}$		--	120	--		
Gate-Drain Charge	$Q_{gd}$	$V_{DD} = 100V, I_D = 50\text{A}$ $V_{GS} = 10V$	--	110	--	ns	
Turn-on Delay Time	$t_{D(on)}$		--	200	--		
Turn-on Rise Time	$t_{R(on)}$		--	160	--		
Turn-off Delay Time	$t_{D(off)}$		--	185	--		
Turn-off Fall Time	$t_f$	$R_G = 10\Omega$	--	520	--	ns	
<b>Drain-Source Body Diode Characteristics</b>							
Continuous Body Diode Current	$I_S$		--	--	50	A	
Pulsed Diode Forward Current	$I_{SM}$		--	--	400		
Body Diode Voltage	$V_{SD}$	$T_J = 25^\circ\text{C}, I_{SD} = 25\text{A}, V_{GS} = 0V$	--	--	1.4	V	
Reverse Recovery Time	$t_{rr}$	--	5.0	--	ns		
Reverse Recovery Charge	$Q_{rr}$	--	5.0	--	$\mu\text{C}$		

## Notes

- Repetitive Rating: Pulse width limited by maximum junction temperature
- $V_{DD} = 50V, R_G = 25\Omega$ , Starting  $T_J = 25^\circ\text{C}$
- Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 1\%$

Figure 1. Maximum Transient Thermal Impedance




Figure 2 . Maximum Power Dissipation




Figure 3 .Maximum Continuous Drain Current vs Tc




Figure 4. Output Characteristics




Figure 5. R<sub>dson</sub> vs V<sub>GS</sub> and Drainage




Figure 6. Peak Current Capability




Figure 7. Transfer Characteristics




Figure 8. Unclamped Inductive Switching Capability




Figure 9. Drain to Source On Resistance vs Drain Current





Figure 10.  $Rds(on)$  vs Junction Temperature






Figure 13 . Maximum Safe Operating Area




Figure 15 .Typical Gate Charge





Figure 14. Capacitance vs Vds





Figure 16.Body Diode Transfer Characteristics



## TEST CIRCUITS AND WAVEFORMS

Figure A: Gate Charge Test Circuit and Waveform




Figure B: Resistive Switching Test Circuit and Waveform




Figure C: Unclamped Inductive Switching Test Circuit and Waveform

